7 半導體 職務 Hsinchu

修改排序:

Hsinchu, 台灣 Permanent

發佈於: 2024/11/18

Job Responsibilities: Engage in RTL/Digital circuit design, synthesis, and simulation/verification. Conduct FPGA synthesis and verification processes. Manage chip integration, algorithm implementation, and interface design. Generate test patterns. Qualifications: More than ...

hsinchu, 台灣 Permanent

發佈於: 2024/11/13

Position Overview: Account Manager for Business Operations to support the expansion of our business. Key Responsibilities: Consolidate demand and coordinate across internal teams. Manage business operations, including upgrade planning, final payment collections, and handling business escalat...

登記職務提醒

您將會收到職務提醒:

請填寫您的電郵地址。

HsinChu, 台灣 Permanent

發佈於: 2024/11/8

Our client is one worldwide famous IC Design house in Taiwan  Position: Technical Marketing Manager - Auto Lighting  Location: HsinChu  【Key Responsibilities】 • Collaborate with engineering teams to develop product line strategy and in charge of key product feature definition to win. • Conduct mark...

Hsinchu, 台灣 Permanent

發佈於: 2024/10/30

1. Qt C++ for Simulation GUI 2. Write compiler and Parser for verilog and system verilog 3. Optimization for software architecture. 4. Responsible for designing, developing, and debugging on verification EDA (electronic design automation) tool for ESL/RTL SoC design. ======== Qualification ======== ...

Hsinchu, 台灣 Permanent

發佈於: 2024/10/29

What You'll Do: Serve as a senior member of the central DFT methodology group, responsible for developing flows across all departments and projects. Design methodologies and flows for an integrated, RTL-centric "shift left" DFT environment across various IPs, chiplets, and SoC designs. Create aut...

Hsinchu, 台灣 Permanent

發佈於: 2024/10/29

What You'll Do: Engage in hands-on physical design and verification tasks across various projects in advanced process nodes. Manage the setup and maintenance of project-specific ASIC development flows. Execute physical design tasks including floor-planning, place and route, clock tree synthesis (...