zh
en
MAKING SUCCESS STORIES HAPPEN
 

Key Responsibilities

  • Provide first-line customer-facing post-sales support for Ethernet and PCIe SerDes IPs.
  • Work closely with R&D and provide updates to the Project Manager when required.
  • Offer remote and onsite post-sales silicon bring-up support to customers worldwide.
  • Develop and maintain APIs and ATE vectors.
  • Collaborate with internal teams to resolve customer issues.

Tasks May Include:

  • Verilog model integration and simulation
  • GDS physical integration and floor planning
  • Design for test integration
  • Time integration
  • SerDes EVB and system testing
  • ATE testing
  • Firmware integration
  • Product bring-up
  • Product validation
  • Product characterization
  • Product qualification

Qualifications

  • 7+ years of experience in IP/Library Design/Support (standard cells, memories, I/Os, analog blocks, etc.)/Application Engineering.
  • Experience with front-end or back-end (including HSPICE) tools from Cadence, Synopsys, and Mentor.
  • Experience in analog/mixed signal designs and/or DDRX PHYs/SerDes.
  • Strong understanding of IP design, ASIC design flow, and integration-related issues.
  • Proficient in writing scripts for automation.
  • Prior experience in customer-facing roles.
  • Bachelor's degree or equivalent in Electronics Engineering, Computer Science, or a closely related field. An MSEE is preferred.

Preferred Qualifications

  • Extensive working experience with PCIe and/or Ethernet SerDes.
  • Extensive working experience with industry-standard simulators, timing analysis, firmware, and hardware debugging.
  • Experience creating API-C test cases/DPI-C functions for configuring registers.
  • Experience with lab equipment such as BERT, real-time scopes, sampling scopes, VNA, and/or protocol analyzers.
  • Experience with lab automation software such as Python and/or LabVIEW.
  • Extensive working experience with firmware, low-level programming, optimizing embedded C code, and hardware debugging.
  • Experience with Jira, Agile/Scrum, and Confluence.
  • Knowledge of EDA tools and a strong understanding of simulators.
  • Master's or PhD in Computer Science, Electrical/Computer Engineering, or Engineering Science.
Location: Hsinchu (Taiwan) or Seoul (South Korea)
立即申請: Sr. IP Application Engineer
參考編號: GC863293

請填寫所有的必填欄位 *

*

*

*

*

*

MS Word、PDF、HTML和TXT格式。

通過Linkedin帳號申請出現問題? 點擊這裡

*
您通過提交此表格提供的個人資料,將按照我們的隱私聲明處理
我同意 Morgan Philips 的隱私聲明

Sr. IP Application Engineer
Hsinchu, 台灣 | Permanent