zh
en
MAKING SUCCESS STORIES HAPPEN
 

What You'll Do:

  • Serve as a senior member of the central DFT methodology group, responsible for developing flows across all departments and projects.
  • Design methodologies and flows for an integrated, RTL-centric "shift left" DFT environment across various IPs, chiplets, and SoC designs.
  • Create automated verification test benches and sequences for DFT IP, architecting end-to-end verification solutions from static design checks to formal and sequence-based verification.
  • Develop IP/block and SoC-level scan insertion flows, and script ATPG retargeting procedures, including automated quality of results (QoR) checks for implementation quality control.
  • Write static timing constraints, create waivers, and devise flows for robust timing checks.
  • Hire, train, and lead DFT engineers in their daily tasks to meet project goals.
  • Report to the head of the Central DFT Team.
  • Mentor DFT engineers throughout the project lifecycle.

What You'll Need:

  • Proven technical and people management skills.
  • A collaborative team player with an innovative mindset.
  • Strong understanding of Verilog/VHDL and System Verilog.
  • Experience with CAD and automation; proficiency in Perl for creating generic codes, along with knowledge of TCL and Python.
  • Extensive experience with key DFT standards such as JTAG (1149.1/1149.6/1500), iJTAG (1687), and BIST techniques (memory BIST, logic BIST, interconnect BIST).
  • Track record in integrating custom DFT logic for complex SoCs and CoWoS designs.
  • Experience in SoC and IP/block level scan insertion, ATPG, and simulation of zero delay and SDF-annotated test sequences.
  • Skills in scripting and reviewing SCAN/MBIST timing constraints.
  • Experience developing DFT rule bases and DFT-DRC checks with SpyGlass is a plus.

Good to Have:

  • Bachelor’s degree in Engineering Science, Electrical and Computer Engineering, or Computer Science.
  • 12+ years of experience in complex SoC designs in RTL, DFT, or front-end capacity. Candidates with less experience may be considered for other senior technical roles.
  • Extensive experience with various DFT EDA tools from Tessent, Synopsys, and Cadence.
  • Knowledge of core wrapping, pattern retargeting, and packetizing ATPG techniques, as well as SSN knowledge.
 
Matt Hsu
Manager
 
 
+886 2 7750 5717 | +886 912 816 131    
Matt.Hsu@morganphilips.com  
tw.morganphilips.com  
  Matt HSU | LinkedIn  
     
 
立即申請: Staff Engineer/Lead of DFT
參考編號: GC865284

請填寫所有的必填欄位 *

*

*

*

*

*

MS Word、PDF、HTML和TXT格式。

通過Linkedin帳號申請出現問題? 點擊這裡

*
您通過提交此表格提供的個人資料,將按照我們的隱私聲明處理
我同意 Morgan Philips 的隱私聲明

Staff Engineer/Lead of DFT
Hsinchu, 台灣 | Permanent