zh
en
MAKING SUCCESS STORIES HAPPEN
 

What You'll Do:

  • Engage in hands-on physical design and verification tasks across various projects in advanced process nodes.
  • Manage the setup and maintenance of project-specific ASIC development flows.
  • Execute physical design tasks including floor-planning, place and route, clock tree synthesis (CTS), timing closure, IR/EM analysis, and logical equivalence checking (LEC) for both block-level and full-chip designs, coordinating all physical design and verification activities.
  • Conduct physical verification tasks, including creating setups and scripts for DRC, LVS, DFM, antenna and density checks, as well as report generation, analysis, debugging, and implementing fixes in the physical design database.
  • Preferred experience with high-speed designs at 2.5GHz and above.
  • Report to the Senior Director of ASIC Design.
  • Mentor junior physical design/verification team members and oversee their tasks.

What You'll Need:

  • A minimum of 15 years of experience in ASIC/SoC physical design.
  • Proficiency in advanced FinFET node designs.
  • Experience with Cadence/Synopsys place and route (PnR) and static timing analysis (STA) tools, as well as Calibre; strong scripting and automation skills are essential.
  • Education: B.Tech/M.Tech in Electronics Engineering.
 
Matt Hsu
Manager
 
 
+886 2 7750 5717 | +886 912 816 131    
Matt.Hsu@morganphilips.com  
tw.morganphilips.com  
  Matt HSU | LinkedIn  
     
 
 
32F, No.333, Sec. 1, Keelung Rd., Xinyi District, Taipei
台北市信義區基隆路一段333號32樓3209室
Fyte is becoming Morgan Philips Specialist Recruitment
 
立即申請: Staff Engineer, Physical Design
參考編號: GC865283

請填寫所有的必填欄位 *

*

*

*

*

*

通過Linkedin帳號申請出現問題? 點擊這裡

MS Word、PDF、HTML和TXT格式。

*
您通過提交此表格提供的個人資料,將按照我們的隱私聲明處理
我同意 Morgan Philips 的隱私聲明

Staff Engineer, Physical Design
Hsinchu, 台灣 | Permanent